File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

정홍식

Jeong, Hongsik
Future Semiconductor Technology Lab.
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Full metadata record

DC Field Value Language
dc.citation.endPage 244 -
dc.citation.number 2 -
dc.citation.startPage 242 -
dc.citation.title IEEE ELECTRON DEVICE LETTERS -
dc.citation.volume 33 -
dc.contributor.author Lee, Kong-Soo -
dc.contributor.author Han, Jae-Jong -
dc.contributor.author Lim, Hanjin -
dc.contributor.author Nam, Seokwoo -
dc.contributor.author Chung, Chilhee -
dc.contributor.author Jeong, Hong-Sik -
dc.contributor.author Park, Hyunho -
dc.contributor.author Jeong, Hanwook -
dc.contributor.author Choi, Byoungdeog -
dc.date.accessioned 2023-12-22T05:18:25Z -
dc.date.available 2023-12-22T05:18:25Z -
dc.date.created 2019-07-11 -
dc.date.issued 2012-02 -
dc.description.abstract In this letter, a cost-effective vertical diode scheme for next-generation memory devices, including phase-change memories (PCMs), is realized. After the contact formation for diodes with only one mask layer, an amorphous silicon (a-Si) film was deposited within the contacts using SiH4 ramp-up ambient in a conventional batch-type furnace in order to minimize the growth of native oxide. A deposition/etch-back/deposition scheme enabled us to achieve robust vertical diodes without any seams or interfacial oxide layer within the vertical diode pillars. Subsequent annealing at 600 degrees C provided solid-phase epitaxial alignment of the a-Si layer. An ideality factor revealed that the new scheme provided noticeable crystallinity of the silicon diodes. Moreover, the electrical characteristics of the diodes verified that the scheme was suitable for full operation of PCM devices. -
dc.identifier.bibliographicCitation IEEE ELECTRON DEVICE LETTERS, v.33, no.2, pp.242 - 244 -
dc.identifier.doi 10.1109/LED.2011.2175358 -
dc.identifier.issn 0741-3106 -
dc.identifier.scopusid 2-s2.0-84856271750 -
dc.identifier.uri https://scholarworks.unist.ac.kr/handle/201301/27141 -
dc.identifier.url https://ieeexplore.ieee.org/document/6101554 -
dc.identifier.wosid 000299812300038 -
dc.language 영어 -
dc.publisher IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC -
dc.title Cost-Effective Silicon Vertical Diode Switch for Next-Generation Memory Devices -
dc.type Article -
dc.description.isOpenAccess FALSE -
dc.relation.journalWebOfScienceCategory Engineering, Electrical & Electronic -
dc.relation.journalResearchArea Engineering -
dc.type.docType Article -
dc.description.journalRegisteredClass scie -
dc.description.journalRegisteredClass scopus -
dc.subject.keywordAuthor Phase-change memory (PCM) -
dc.subject.keywordAuthor SiH4 ramp-up -
dc.subject.keywordAuthor solid-phase epitaxy (SPE) -
dc.subject.keywordAuthor vertical diode switch -

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.