File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Full metadata record

DC Field Value Language
dc.citation.endPage 936 -
dc.citation.number 4 -
dc.citation.startPage 927 -
dc.citation.title IEEE JOURNAL OF SOLID-STATE CIRCUITS -
dc.citation.volume 54 -
dc.contributor.author Choi, Seojin -
dc.contributor.author Yoo, Seyeon -
dc.contributor.author Lee, Yongsun -
dc.contributor.author Jo, Yongwoo -
dc.contributor.author Lee, Jeongyun -
dc.contributor.author Lim, Younghyun -
dc.contributor.author Choi, Jaehyouk -
dc.date.accessioned 2023-12-21T19:16:39Z -
dc.date.available 2023-12-21T19:16:39Z -
dc.date.created 2019-01-11 -
dc.date.issued 2019-04 -
dc.description.abstract An ultra-low-jitter, ring-LC-hybrid injection-locked clock multiplier (ILCM) is presented to achieve a high multiplication factor of 114. The proposed hybrid ILCM cascades a ring-type voltage-controlled oscillator (VCO)-based ILCM and an LC-type VCO-based ILCM. Using a dual-purpose frequency calibrator (DPFC) that can continuously calibrate the frequency drifts of the two VCOs, concurrently, the proposed ILCM can maintain excellent jitter performance against process-voltage-temperature (PVT) variations. Since the DPFC eliminates the use of an additional calibrator and operates at a very low frequency, it can reduce the expenditures for silicon and power. The proposed ILCM was fabricated in a 65-nm CMOS process. The RMS jitter of the 22.8-GHz output, integrated from 1 kHz to 100 MHz, was 153 fs, and the DPFC restricted its variations due to variations in temperatures and supply voltages to less than 180 fs. The proposed ILCM achieved the power efficiency of 0.32 mW/GHz. The active area was 0.2 mm². The total power consumption was 7.4 mW, but the DPFC consumed only 400 μW. -
dc.identifier.bibliographicCitation IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.54, no.4, pp.927 - 936 -
dc.identifier.doi 10.1109/JSSC.2018.2883090 -
dc.identifier.issn 0018-9200 -
dc.identifier.scopusid 2-s2.0-85058882007 -
dc.identifier.uri https://scholarworks.unist.ac.kr/handle/201301/25654 -
dc.identifier.url https://ieeexplore.ieee.org/document/8581591 -
dc.identifier.wosid 000463024200003 -
dc.language 영어 -
dc.publisher IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC -
dc.title An Ultra-Low-Jitter 22.8-GHz Ring-LC-Hybrid Injection-Locked Clock Multiplier With a Multiplication Factor of 114 -
dc.type Article -
dc.description.isOpenAccess FALSE -
dc.relation.journalWebOfScienceCategory Engineering, Electrical & Electronic -
dc.relation.journalResearchArea Engineering -
dc.description.journalRegisteredClass scie -
dc.description.journalRegisteredClass scopus -
dc.subject.keywordAuthor Calibrator -
dc.subject.keywordAuthor clock multiplier -
dc.subject.keywordAuthor hybrid -
dc.subject.keywordAuthor injection locked -
dc.subject.keywordAuthor jitter -
dc.subject.keywordAuthor LC-voltage-controlled oscillator (VCO) -
dc.subject.keywordAuthor multiplication factor -
dc.subject.keywordAuthor phase noise -
dc.subject.keywordAuthor ring-VCO. -
dc.subject.keywordPlus LOW-POWER -
dc.subject.keywordPlus PLL -
dc.subject.keywordPlus OSCILLATOR -
dc.subject.keywordPlus LOOP -
dc.subject.keywordPlus LOCKING -

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.