There are no files associated with this item.
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.citation.endPage | 55 | - |
dc.citation.number | 1 | - |
dc.citation.startPage | 45 | - |
dc.citation.title | IEEE JOURNAL OF SOLID-STATE CIRCUITS | - |
dc.citation.volume | 51 | - |
dc.contributor.author | Hong, Injoon | - |
dc.contributor.author | Bong, Kyeongryeol | - |
dc.contributor.author | Shin, Dongjoo | - |
dc.contributor.author | Park, Seongwook | - |
dc.contributor.author | Lee, Kyuho Jason | - |
dc.contributor.author | Kim, Youchang | - |
dc.contributor.author | Yoo, Hoi-Jun | - |
dc.date.accessioned | 2023-12-22T00:12:16Z | - |
dc.date.available | 2023-12-22T00:12:16Z | - |
dc.date.created | 2018-08-07 | - |
dc.date.issued | 2016-01 | - |
dc.description.abstract | A low-power object recognition (OR) system with intuitive gaze user interface (UI) is proposed for battery-powered smart glasses. For low-power gaze UI, we propose a low-power single-chip gaze estimation sensor, called gaze image sensor (GIS). In GIS, a novel column-parallel pupil edge detection circuit (PEDC) with new pupil edge detection algorithm XY pupil detection (XY-PD) is proposed which results in 2.9x power reduction with 16x larger resolution compared to previous work. Also, a logarithmic SIMD processor is proposed for robust pupil center estimation, <1 pixel error, with low-power floating-point implementation. For OR, low-power multicore OR processor (ORP) is implemented. In ORP, task-level pipeline with keypoint-level scoring is proposed to reduce the number of cores as well as the operating frequency of keypoint-matching processor (KMP) for low-power consumption. Also, dual-mode convolutional neural network processor (CNNP) is designed for fast tile selection without external memory accesses. In addition, a pipelined descriptor generation processor (DGP) with LUT-based nonlinear operation is newly proposed for low-power OR. Lastly, dynamic voltage and frequency scaling (DVFS) for dynamic power reduction in ORP is applied. Combining both of the GIS and ORP fabricated in 65 nm CMOS logic process, only 75 mW average power consumption is achieved with real-time OR performance, which is 1.2x and 4.4x lower power than the previously published work. | - |
dc.identifier.bibliographicCitation | IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.51, no.1, pp.45 - 55 | - |
dc.identifier.doi | 10.1109/JSSC.2015.2476786 | - |
dc.identifier.issn | 0018-9200 | - |
dc.identifier.scopusid | 2-s2.0-84943184281 | - |
dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/24529 | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/7286768/ | - |
dc.identifier.wosid | 000367719400005 | - |
dc.language | 영어 | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | A 2.71 nJ/Pixel Gaze-Activated Object Recognition System for Low-Power Mobile Smart Glasses | - |
dc.type | Article | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | Convolutional neural network (CNN) | - |
dc.subject.keywordAuthor | dynamic voltage and frequency scaling (DVFS) | - |
dc.subject.keywordAuthor | eye tracking | - |
dc.subject.keywordAuthor | focal-plane processing | - |
dc.subject.keywordAuthor | gaze estimation | - |
dc.subject.keywordAuthor | logarithmic approximation | - |
dc.subject.keywordAuthor | object recognition (OR) | - |
dc.subject.keywordAuthor | smart glasses | - |
dc.subject.keywordAuthor | vision chip | - |
dc.subject.keywordPlus | PROCESSOR | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr
Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.
ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.