There are no files associated with this item.
Cited time in
Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.citation.endPage | 2200 | - |
| dc.citation.number | 9 | - |
| dc.citation.startPage | 2187 | - |
| dc.citation.title | IEEE TRANSACTIONS ON COMPUTERS | - |
| dc.citation.volume | 63 | - |
| dc.contributor.author | Lee, Soyoon | - |
| dc.contributor.author | Bahn, Hyokyung | - |
| dc.contributor.author | Noh, Sam H. | - |
| dc.date.accessioned | 2023-12-22T02:11:55Z | - |
| dc.date.available | 2023-12-22T02:11:55Z | - |
| dc.date.created | 2016-02-16 | - |
| dc.date.issued | 2014-09 | - |
| dc.description.abstract | Phase change memory (PCM) has emerged as one of the most promising technologies to incorporate into the memory hierarchy of future computer systems. However, PCM has two critical weaknesses to substitute DRAM memory in its entirety. First, the number of write operations allowed to each PCM cell is limited. Second, write access time of PCM is about 6-10 times slower than that of DRAM. To cope with this situation, hybrid memory architectures that use a small amount of DRAM together with PCM have been suggested. In this paper, we present a new memory management technique for hybrid PCM and DRAM memory architecture that efficiently hides the slow write performance of PCM. Specifically, we aim to estimate future write references accurately and then absorb frequent memory writes into DRAM. To do this, we analyze the characteristics of memory write references and find two noticeable phenomena. First, using write history alone performs better than using both read and write history in estimating future write references. Second, the frequency characteristic is a better estimator than temporal locality in predicting future memory writes. Based on these two observations, we present a new page replacement algorithm called CLOCK-DWF (CLOCK with Dirty bits and Write Frequency) that significantly reduces the number of write operations that occur on PCM and also increases the lifespan of PCM memory. | - |
| dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON COMPUTERS, v.63, no.9, pp.2187 - 2200 | - |
| dc.identifier.doi | 10.1109/TC.2013.98 | - |
| dc.identifier.issn | 0018-9340 | - |
| dc.identifier.scopusid | 2-s2.0-84924137564 | - |
| dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/18981 | - |
| dc.identifier.url | http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6509382 | - |
| dc.identifier.wosid | 000343886200007 | - |
| dc.language | 영어 | - |
| dc.publisher | IEEE COMPUTER SOC | - |
| dc.title | CLOCK-DWF: A Write-History-Aware Page Replacement Algorithm for Hybrid PCM and DRAM Memory Architectures | - |
| dc.type | Article | - |
| dc.description.journalRegisteredClass | scie | - |
| dc.description.journalRegisteredClass | scopus | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Tel : 052-217-1403 / Email : scholarworks@unist.ac.kr
Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.
ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.