Detailed Information
Cited time in 
Cited time in 
Cited time in
Metadata Downloads
Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.citation.endPage | 3675 | - |
| dc.citation.number | 12 | - |
| dc.citation.startPage | 3659 | - |
| dc.citation.title | IEEE JOURNAL OF SOLID-STATE CIRCUITS | - |
| dc.citation.volume | 44 | - |
| dc.contributor.author | Jeon, Yong-Joon | - |
| dc.contributor.author | Lee, Hyung-Min | - |
| dc.contributor.author | Lee, Sung-Woo | - |
| dc.contributor.author | Cho, Gyu-Hyeong | - |
| dc.contributor.author | Kim, Hyoung Rae | - |
| dc.contributor.author | Choi, Yoon-Kyung | - |
| dc.contributor.author | Lee, Myunghee | - |
| dc.date.accessioned | 2023-12-22T07:37:00Z | - |
| dc.date.available | 2023-12-22T07:37:00Z | - |
| dc.date.created | 2015-07-23 | - |
| dc.date.issued | 2009-12 | - |
| dc.description.abstract | A piecewise linear 10 bit DAC for LCD data driver with robust interpolation method of drain current modulation is presented. It has higher effective bit resolution than the linear 10 bit switched-capacitor DAC when applied to nonlinear liquid crystal characteristics. By adopting a simultaneous design flow based on the estimations for the mismatch and nonlinearity effects on channel driver performance, the proposed DAC accomplishes good DNL of 0.37 LSB and excellent channel uniformity such that the mean and the standard deviation of the maximum output voltage deviations are 6.35 mV and 0.54 mV, respectively. The data driver with the new interpolation shows 8.2% shrinkage of chip area in comparison with the conventional 8 bit data driver with R-DAC | - |
| dc.identifier.bibliographicCitation | IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.44, no.12, pp.3659 - 3675 | - |
| dc.identifier.doi | 10.1109/JSSC.2009.2035547 | - |
| dc.identifier.issn | 0018-9200 | - |
| dc.identifier.scopusid | 2-s2.0-72949098868 | - |
| dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/12568 | - |
| dc.identifier.url | http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=5342341 | - |
| dc.identifier.wosid | 000272843000038 | - |
| dc.language | 영어 | - |
| dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
| dc.title | A Piecewise Linear 10 Bit DAC Architecture With Drain Current Modulation for Compact LCD Driver ICs | - |
| dc.type | Article | - |
| dc.description.journalRegisteredClass | scopus | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.