There are no files associated with this item.
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.citation.endPage | 806 | - |
dc.citation.number | 4 | - |
dc.citation.startPage | 796 | - |
dc.citation.title | IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY | - |
dc.citation.volume | 57 | - |
dc.contributor.author | Park, Eunkyeong | - |
dc.contributor.author | Kim, Hyungsoo | - |
dc.contributor.author | Shim, Jongjoo | - |
dc.contributor.author | Kim, Yong-Ju | - |
dc.contributor.author | Kim, Yun-Saing | - |
dc.contributor.author | Kim, Jingook | - |
dc.date.accessioned | 2023-12-22T01:06:43Z | - |
dc.date.available | 2023-12-22T01:06:43Z | - |
dc.date.created | 2015-07-03 | - |
dc.date.issued | 2015-08 | - |
dc.description.abstract | The jitter probability density function (PDF) at multistage output buffers due to supply voltage fluctuations is analytically derived. For experimental validation, an integrated circuit (IC) is designed, fabricated, and assembled in a printed circuit board (PCB). The on-chip supply voltage fluctuations are extracted from the simultaneous measurements at the pads on IC and PCB and used to calculate the jitter PDF of the multistage buffers. Also, characteristics of the output channels are measured and modeled with the separately designed channel pattern. Finally, the jitter PDFs for multistage buffers are calculated and compared with the measured jitter histograms | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, v.57, no.4, pp.796 - 806 | - |
dc.identifier.doi | 10.1109/TEMC.2015.2403294 | - |
dc.identifier.issn | 0018-9375 | - |
dc.identifier.scopusid | 2-s2.0-85027957586 | - |
dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/11846 | - |
dc.identifier.url | http://ieeexplore.ieee.org/xpl/articleDetails.jsp?reload=true&arnumber=7054512 | - |
dc.identifier.wosid | 000360015200023 | - |
dc.language | 영어 | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | Analytical Calculation of Jitter Probability Density at Multistage Output Buffers Due to Supply Voltage Fluctuations | - |
dc.type | Article | - |
dc.description.isOpenAccess | FALSE | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic; Telecommunications | - |
dc.relation.journalResearchArea | Engineering; Telecommunications | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | Clock tree | - |
dc.subject.keywordAuthor | jitter | - |
dc.subject.keywordAuthor | multistage | - |
dc.subject.keywordAuthor | power distribution network (PDN) | - |
dc.subject.keywordAuthor | power-supply-induced jitter (PSIJ) | - |
dc.subject.keywordAuthor | probability density function (PDF) | - |
dc.subject.keywordAuthor | repeater | - |
dc.subject.keywordAuthor | signal integrity | - |
dc.subject.keywordPlus | POWER | - |
dc.subject.keywordPlus | SIGNAL | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr
Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.
ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.