Scholarworks@UNIST

UNIST Library
Search

  • Communities
  • Researchers & Labs
  • Titles
  • Issue Date

Browsing by Author : Lim, Taeho

All A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
가 나 다 라 마 바 사 아 자 차 카 타 파 하
Sort by: In order: Results/Page Etal:

Showing results 1 to 2 of 2

An optimal gate design for the synthesis of ternary logic circuits File

Kim, Sunmean , Lim, Taeho , Kang, Seokhyeong

Conference Paper Issue Date2018-01-22 View63
Pseudo Re-Reference Interval Prediction for Last-Level Cache Replacement File File

Lim, Taeho

Thesis Issue Date2019-02 View72
1

RSS 1.0 RSS 2.0

CONTACT US

UNIST | Library

Tel : 052-217-1403 / Email : scholarworks@unist.ac.kr

Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.

ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.

Anonymous

Login
  • Communities
  • Researchers & Labs
  • Titles
  • Issue Date
  • Guide