or enter first few letters:
Search
  • Sort by:
  • In order:
  • Results/Page
  • Authors/Record:
Update

Showing results 1 to 20 of 43

Issue DateTitleAuthor(s)TypeView
2020-09A Logic Synthesis Methodology for Low-Power Ternary Logic CircuitsKim, Sunmean; Lee, Sung-Yun; Park, Sunghye; Kim, Kyung Rok; Kang, SeokhyeongARTICLE15
2018-02A Metaheuristic Method for Fast Multi-Deck LegalizationKang, Seokhyeong; Do, SangGiMaster's thesis330
2014-05-22A New Methodology for Reduced Cost of ResilienceKang, Seokhyeong; Kahng, Andrew B.; Li, JiajiaCONFERENCE17
2016-10-26A novel design methodology for error-resilient circuits in near-Threshold computingLee, Jaemin; Kim, Sunmean; Kim, Youngmin; Kang, SeokhyeongCONFERENCE23
2017-08A Novel Methodology for Error-Resilient Circuits in Near-Threshold ComputingKang, Seokhyeong; Lee, JaeminMaster's thesis230
2017-05-22A Novel Ternary Multiplier based on Ternary CMOS Compact ModelKang, Yesung; Kim, Jaewoo; Kim, Sunmin; Shin, Sunhae; Jang, E-San; Jeong, Jae Won; Kim, Kyung Rok; Kang, SeokhyeongCONFERENCE45
2017-08-30A preliminary analysis of domain coupling in package power distribution networkBae, Byoungjin; Kim, Seungwon; Kim, Youngmin; Kang, Seokhyeong; Kim, Il Joon; Kim, Kwangseok; Kang, Sunwon; Han, Ki JinCONFERENCE31
2012-06-05Accuracy-Configurable Adder for Approximate Arithmetic DesignsKahng, Andrew B.; Kang, SeokhyeongCONFERENCE17
2013-03-18Active-Mode Leakage Reduction with Data-Retained Power GatingKahng, Andrew B.; Kang, Seokhyeong; Park, BongilCONFERENCE17
2015-09An Improved Methodology for Resilient Design ImplementationKahng, Andrew B.; Kang, Seokhyeong; Li, Jiajia; De Gyvez, Jose PinedaARTICLE605
2018-01-22An optimal gate design for the synthesis of ternary logic circuitsKim, Sunmean; Lim, Taeho; Kang, SeokhyeongCONFERENCE18
2018-02An Optimal Gate Design for the Synthesis of Ternary Logic CircuitsKang, Seokhyeong; Kim, SunmeanMaster's thesis340
2015-10-05An optimal operating point by using error monitoring circuits with an error-resilient techniqueLee, Jaemin; Kim, Seungwon; Kim, Youngmin; Kang, SeokhyeongCONFERENCE27
2014-11-05Analysis and Reduction of Voltage Noise of Multi-layer 3D IC with PEEC-based PDN and Frequency-dependent TSV modelsKim, Seungwon; Han, Ki Jin; Kang, Seokhyeong; Kim, YoungminCONFERENCE20
2012-03-25Construction of Realistic Gate Sizing Benchmarks With Known Optimal SolutionsKang, Seokhyeong; Kahng, Andrew B.CONFERENCE17
2019-05-21Design of Quad-Edge-Triggered Sequential Logic Circuits for Ternary LogicKim, Sunmean; Lee, Sung-Yun; Park, Sunghye; Kang, SeokhyeongCONFERENCE23
2010-01-10Designing a Processor From the Ground Up to Allow Voltage/Reliability TradeoffsKang, Seokhyeong; Kahng, AB; Kumar, R; Sartori, JCONFERENCE23
2013-10Enhancing the Efficiency of Energy-Constrained DVFS DesignsKahng, Andrew B.; Kang, Seokhyeong; Kumar, Rakesh; Sartori, JohnARTICLE644
2018-03-19Fast chip-package-PCB coanalysis methodology for power integrity of multi-domain high-speed memory: A case studyKim, Seungwon; Han, Ki Jin; Kim, Youngmin; Kang, SeokhyeongCONFERENCE32
2017-06-20Fast Predictive Useful Skew Methodology for Timing-Driven Placement OptimizationKim, Seungwon; Do, SangGi; Kang, SeokhyeongCONFERENCE50
Showing results 1 to 20 of 43

MENU