File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

A Spur Suppression Technique Using an Edge-Interpolator for a Charge-Pump PLL

Author(s)
Choi, JaehyoukKim, WoonyunLim, Kyutae
Issued Date
2012-05
DOI
10.1109/TVLSI.2011.2129602
URI
https://scholarworks.unist.ac.kr/handle/201301/8041
Fulltext
http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=5744146
Citation
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.20, no.5, pp.969 - 973
Abstract
This paper proposes a new reference-spur elimination architecture for a charge-pump-based phase locked loop (PLL) using an edge interpolation technique. By utilizing a charge-distribution mechanism on the control voltage of the voltage-controlled oscillator, the proposed architecture is capable of suppressing high-order harmonics of the reference spur, as well as a fundamental spur. In implementation, the eight-stage edge interpolator achieved more than 16-dB additional spur suppression. In addition, the harmonics of the reference spur within a 104-MHz frequency offset, the location of the eighth harmonic of the reference spur, were dramatically suppressed. The prototype PLL was fully integrated in a 0.18-mu m CMOS technology, which occupies a 670 mu m x 640 mu m active chip area. Additional circuits for the edge interpolator consumes less than one-fifth of the total area and power.
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
ISSN
1063-8210
Keyword (Author)
Edge interpolatorphase locked loop (PLL)reference spur
Keyword
SYNTHESIZERREDUCTION

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.