File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

이종은

Lee, Jongeun
Intelligent Computing and Codesign Lab.
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

System Level Architecture Evaluation and Optimization:an Industrial Case Study with AMBA3 AXI

Author(s)
Lee, JongeunKwon, Woo-CheolKim, Tae-HunChung, Eui-YoungCho, Kyu-MyungKong, Jeong-TaekEo, Soo-KwanGwilt, David
Issued Date
2005-12
URI
https://scholarworks.unist.ac.kr/handle/201301/7856
Citation
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v.5, no.4, pp.229 - 236
Abstract
This paper presents a system level architecture evaluation technique that leverages transaction level modeling but also significantly extends it to the realm of system level performance evaluation. A major issue lies with the modeling effort. To reduce the modeling effort the proposed technique develops the concept of worst case scenarios. Since the memory controller is often found to be an important component that critically affects the system performance and thus needs optimization, the paper further addresses how to evaluate and optimize the memory controllers, focusing on the test environment and the methodology. The paper also presents an industrial case study using a real state-of-the-art design. In the case study, it is reported that the proposed technique has helped successfully find the performance bottleneck and provide appropriate feedback on time.
Publisher
IEEK PUBLICATION CENTER
ISSN
1598-1657

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.