File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

이종은

Lee, Jongeun
Intelligent Computing and Codesign Lab.
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Specializing CGRAs for Light-Weight Convolutional Neural Networks

Author(s)
Lee, JungiLee, Jongeun
Issued Date
2022-10
DOI
10.1109/tcad.2021.3123178
URI
https://scholarworks.unist.ac.kr/handle/201301/55916
Citation
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.41, no.10, pp.3387 - 3399
Abstract
DNN (Deep Neural Network) processing units, or DPUs, are one of the most energy-efficient platforms for DNN applications. However, designing new DPUs for every DNN model is very costly and time-consuming. In this paper we propose an alternative approach: to specialize coarse-grained reconfigurable architectures (CGRAs), which are already quite capable of delivering high performance and high energy efficiency for compute-intensive kernels. We identify a small set of architectural features on a baseline CGRA to enable high performance mapping of depthwise convolution (DWC) and pointwise convolution (PWC) kernels, which are the most important building block in recent light-weight DNN models. Our experimental results using MobileNets demonstrate that our proposed CGRA enhancement can deliver 8 18× improvement in area-delay product depending on layer type, over a baseline CGRA with a state-of-the-art CGRA compiler. Moreover, our proposed CGRA architecture can also speed up 3D convolution with similar efficiency as previous work, demonstrating the effectiveness of our architectural features beyond depthwise separable convolution layers.
Publisher
Institute of Electrical and Electronics Engineers
ISSN
0278-0070
Keyword (Author)
Coarse-grained reconfigurable architecture (CGRA)convolutional neural network (CNN)depthwise separable convolution (DSC)neural processing unit
Keyword
ARCHITECTURESACCELERATOR

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.