BROWSE

Related Researcher

Author

Lee, Jongeun
Renew: Reconfigurable and Neuromorphic Computing Lab
Research Interests
  • Reconfigurable processor architecture, neuromorphic processor, stochastic computing

ITEM VIEW & DOWNLOAD

Configurable range memory for effective data reuse on programmable accelerators

Cited 0 times inthomson ciCited 0 times inthomson ci
Title
Configurable range memory for effective data reuse on programmable accelerators
Author
Lee, JongeunSeo, SeongseokPaek, JongkyungChoi, Kiyoung
Keywords
Array mapping; Coarse-grained reconfigurable architecture; Compilercontrolled memories; On-chip memory architectures and management; Scratchpads
Issue Date
201403
Publisher
ASSOC COMPUTING MACHINERY
Citation
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, v.19, no.2, pp.1 - 22
Abstract
While programmable accelerators such as application-specific processors and reconfigurable architectures can dramatically speed up compute-intensive kernels of an application, application performance can still be severely limited by the communication between processors. To minimize the communication overhead, a shared memory such as a scratchpad memory may be employed between the main processor and the accelerator coprocessor. However, this setup poses a significant challenge to the main processor, which now must manage data on the scratchpad explicitly, resulting in superfluous data copying due to the inflexibility of a scratchpad. In this article, we present an enhancement of a scratchpad, Configurable Range Memory (CRM), whose address range can be reprogrammed to minimize unnecessary data copying between processors and therefore promote data reuse on the accelerator, and also present a software management algorithm for the CRM. Our experimental results involving detailed simulation of full multimedia applications demonstrate that our CRM architecture can reduce the communication overhead quite effectively, reducing the kernel execution time by up to 28% and the application runtime by up to 12.8%, in addition to considerable system energy reduction, compared to the conventional architecture based on a scratchpad.
URI
Go to Link
DOI
http://dx.doi.org/10.1145/2566662
ISSN
1084-4309
Appears in Collections:
ECE_Journal Papers

find_unist can give you direct access to the published full text of this article. (UNISTARs only)

Show full item record

qr_code

  • mendeley

    citeulike

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

MENU