There are no files associated with this item.
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.citation.conferencePlace | US | - |
dc.citation.conferencePlace | Santa Clara, CA; United States | - |
dc.citation.endPage | 1314 | - |
dc.citation.startPage | 1290 | - |
dc.citation.title | DesignCon 2013: Where Chipheads Connect | - |
dc.citation.volume | 2 | - |
dc.contributor.author | Shringarpure, Ketan | - |
dc.contributor.author | Pan, Siming | - |
dc.contributor.author | Kim, Jingook | - |
dc.contributor.author | Achkir, Brice | - |
dc.contributor.author | Archambeault, Bruce | - |
dc.contributor.author | Fan, Jun | - |
dc.contributor.author | Drewniak, James L. | - |
dc.date.accessioned | 2023-12-20T01:09:30Z | - |
dc.date.available | 2023-12-20T01:09:30Z | - |
dc.date.created | 2013-09-23 | - |
dc.date.issued | 2013-01-28 | - |
dc.description.abstract | In this paper, a method for modeling power delivery networks (PDN) is used to explore design guidelines for PCB-PDNs. The modeling technique is a physics-based circuit model extraction for the PCB-PDN structures including the power - power return planes that form an electromagnetic cavity, and all the power and return vias. The model response, i.e., PDN impedance, is available from SPICE simulation, and is used for the quantitative evaluation of the design. Various design scenarios are studied using practical PDN geometries and the impact of tradeoffs is illustrated. The model is physics based, so that the response-to-model and model-to-geometry have a one-to-one relationship. The impact of each geometry feature, or design decision, can be translated to a change in the PDN impedance in an intuitive manner, which is supported by the physics embedded in the model. | - |
dc.identifier.bibliographicCitation | DesignCon 2013: Where Chipheads Connect, v.2, pp.1290 - 1314 | - |
dc.identifier.isbn | 978-162748472-5 | - |
dc.identifier.scopusid | 2-s2.0-84883708614 | - |
dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/37407 | - |
dc.language | 영어 | - |
dc.publisher | DesignCon 2013: Where Chipheads Connect | - |
dc.title | Innovative PDN design guidelines for practical high layer-count PCBs | - |
dc.type | Conference Paper | - |
dc.date.conferenceDate | 2013-01-28 | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr
Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.
ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.