A Compiler-Microarchitecture Hybrid Approach to Soft Error Reduction for Register Files
Cited 0 times inCited 0 times in
- A Compiler-Microarchitecture Hybrid Approach to Soft Error Reduction for Register Files
- Lee, Jongeun; Shrivastava, A.
- Compiler-architecture hybrid; embedded processor design; energy; partially protected register file (PPRF); register file vulnerability (RFV); reliability
- Issue Date
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.29, no.7, pp.1018 - 1027
- For embedded systems, where neither energy nor reliability can be easily sacrificed, this paper presents an energy efficient soft error protection scheme for register files (RFs). Unlike previous approaches, the proposed method explicitly optimizes for energy efficiency and can exploit the fundamental tradeoff between reliability and energy. While even simple compiler-managed RF protection scheme can be more energy efficient than hardware schemes, this paper formulates and solves further compiler optimization problems to significantly enhance the energy efficiency of RF protection schemes by an additional 30% on average, as demonstrated in our experiments on a number of embedded application benchmarks.
Appears in Collections:
- ECE_Journal Papers
can give you direct access to the published full text of this article. (UNISTARs only)
Show full item record
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.