There are no files associated with this item.
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.citation.endPage | 1851 | - |
dc.citation.number | 5 | - |
dc.citation.startPage | 1840 | - |
dc.citation.title | IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY | - |
dc.citation.volume | 62 | - |
dc.contributor.author | Jeong, Myeongjo | - |
dc.contributor.author | Shin, Minchul | - |
dc.contributor.author | Kim, Jinwoo | - |
dc.contributor.author | Seung, Manho | - |
dc.contributor.author | Lee, Seokkiu | - |
dc.contributor.author | Kim, Jingook | - |
dc.date.accessioned | 2023-12-21T17:06:30Z | - |
dc.date.available | 2023-12-21T17:06:30Z | - |
dc.date.created | 2019-11-27 | - |
dc.date.issued | 2020-10 | - |
dc.description.abstract | A delay-locked loop (DLL), which is widely used to compensate for the timing of high-speed data communications, was designed and fabricated in a 180 nm CMOS process. The DLL integrated circuit was assembled on a simplified motherboard and the module structures of a laptop computer and was tested under electrostatic discharge (ESD) events. The input and output voltages of the DLL under ESD-induced noises were measured, and the average values of peak-to-peak jitter and jitter durations of the DLL clock were obtained from repeated measurements. The effects of the voltage-drain-drain (VDD) decoupling capacitors and a bias decoupling capacitor were investigated. SPICE simulations were conducted using the measured input voltages and were compared with the measured results. The root causes of the ESD-induced DLL jitter were identified by analyzing the waveforms from the SPICE simulations. Employing VDD decoupling capacitors and maintaining the amount of delay control parameters for delay cells in the DLL were crucial in reducing jitter. The measured ESD-induced VDD noises were also validated and analyzed using impedance parameter measurements. | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, v.62, no.5, pp.1840 - 1851 | - |
dc.identifier.doi | 10.1109/temc.2019.2936826 | - |
dc.identifier.issn | 0018-9375 | - |
dc.identifier.scopusid | 2-s2.0-85094197496 | - |
dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/30465 | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/8823945 | - |
dc.identifier.wosid | 000577982400023 | - |
dc.language | 영어 | - |
dc.publisher | Institute of Electrical and Electronics Engineers | - |
dc.title | Measurement and Analysis of System-Level ESD-Induced Jitter in a Delay-Locked Loop | - |
dc.type | Article | - |
dc.description.isOpenAccess | FALSE | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic; Telecommunications | - |
dc.relation.journalResearchArea | Engineering; Telecommunications | - |
dc.type.docType | Article | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | Electrostatic discharges | - |
dc.subject.keywordAuthor | Integrated circuits | - |
dc.subject.keywordAuthor | Jitter | - |
dc.subject.keywordAuthor | Voltage measurement | - |
dc.subject.keywordAuthor | Clocks | - |
dc.subject.keywordAuthor | Delays | - |
dc.subject.keywordAuthor | Impedance | - |
dc.subject.keywordAuthor | Delay-locked loop (DLL) | - |
dc.subject.keywordAuthor | dynamic random-access memory (DRAM) | - |
dc.subject.keywordAuthor | electrostatic discharge (ESD) | - |
dc.subject.keywordAuthor | jitter | - |
dc.subject.keywordAuthor | soft failure | - |
dc.subject.keywordAuthor | SPICE simulation | - |
dc.subject.keywordAuthor | system-level | - |
dc.subject.keywordAuthor | time interval error (TIE) | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr
Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.
ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.