File Download

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

김재준

Kim, Jae Joon
Circuits & Systems Design Lab.
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Full metadata record

DC Field Value Language
dc.citation.endPage 1735 -
dc.citation.number 20 -
dc.citation.startPage 1730 -
dc.citation.title IEICE ELECTRONICS EXPRESS -
dc.citation.volume 8 -
dc.contributor.author Kim, Jae Joon -
dc.contributor.author Cho, Chang-Hyuk -
dc.contributor.author Chae, Kwan-Yeob -
dc.contributor.author Byun, Sangjin -
dc.date.accessioned 2023-12-22T05:44:47Z -
dc.date.available 2023-12-22T05:44:47Z -
dc.date.created 2013-06-05 -
dc.date.issued 2011-10 -
dc.description.abstract A successive approximation register (SAR) analog-to-digital converter (ADC) with an integrating resolution booster (IRB) is proposed and experimentally verified to provide the capability of dual-mode operation, that is, low-power and high-resolution modes. This dual-mode architecture corresponds to a kind of hybrid ADC architecture, combining a low-power SAR ADC and a high-resolution integrating-type ADC together. A prototype ADC design is fabricated in a 0.18 mu m CMOS process, and its dual-mode operation is experimentally verified. The total power consumption in the low-power mode was only 8 mu W with the resolution of 6 bits, and the high-resolution mode achieved an additional resolution of 4 bits by activating the IRB, consuming the instant power of 380 mu W. -
dc.identifier.bibliographicCitation IEICE ELECTRONICS EXPRESS, v.8, no.20, pp.1730 - 1735 -
dc.identifier.doi 10.1587/elex.8.1730 -
dc.identifier.issn 1349-2543 -
dc.identifier.scopusid 2-s2.0-80054882173 -
dc.identifier.uri https://scholarworks.unist.ac.kr/handle/201301/2570 -
dc.identifier.url http://www.scopus.com/inward/record.url?partnerID=HzOxMe3b&scp=80054882173 -
dc.identifier.wosid 000297245800011 -
dc.language 영어 -
dc.publisher IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG -
dc.title A low-power/high-resolution dual-mode analog-to-digital converter for wireless sensor applications -
dc.type Article -
dc.description.isOpenAccess TRUE -
dc.relation.journalWebOfScienceCategory Engineering, Electrical & Electronic -
dc.relation.journalResearchArea Engineering -
dc.description.journalRegisteredClass scie -
dc.description.journalRegisteredClass scopus -
dc.subject.keywordAuthor integrating resolution booster -
dc.subject.keywordAuthor successive approximation register -
dc.subject.keywordAuthor dual-mode architecture -
dc.subject.keywordAuthor wireless sensor -

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.