There are no files associated with this item.
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.citation.endPage | 635 | - |
dc.citation.number | 4 | - |
dc.citation.startPage | 624 | - |
dc.citation.title | IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY | - |
dc.citation.volume | 17 | - |
dc.contributor.author | Park, Junsik | - |
dc.contributor.author | Lee, Jongsung | - |
dc.contributor.author | Jo, Cheolgu | - |
dc.contributor.author | Byongsu Seol | - |
dc.contributor.author | Kim, Jingook | - |
dc.date.accessioned | 2023-12-21T21:20:12Z | - |
dc.date.available | 2023-12-21T21:20:12Z | - |
dc.date.created | 2018-01-03 | - |
dc.date.issued | 2017-12 | - |
dc.description.abstract | Commercial integrated circuits (ICs) were assembled on several practical printed circuit board (PCB) structures, and the discharging currents through individual pins of the IC induced by charged board events (CBE) were measured using shielded Rogowski coils. The overall CBE measurement setup was modeled and validated using circuit simulations. The structures of PCBs and a test ground plane were effectively modeled using a multilayered finite-difference method. Electrostatic discharge protection circuits in the IC were also modeled as behavioral circuit models. From the measurement and modeling of the CBE discharging currents at the IC pins, IC failure mechanisms were analyzed according to PCB structure, decoupling capacitor, and discharging points. Several strategies for IC protection against CBE risks were also obtained. | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, v.17, no.4, pp.624 - 635 | - |
dc.identifier.doi | 10.1109/TDMR.2017.2750215 | - |
dc.identifier.issn | 1530-4388 | - |
dc.identifier.scopusid | 2-s2.0-85039155504 | - |
dc.identifier.uri | https://scholarworks.unist.ac.kr/handle/201301/23146 | - |
dc.identifier.url | http://ieeexplore.ieee.org/document/8030329/ | - |
dc.identifier.wosid | 000418181800005 | - |
dc.language | 영어 | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | IC Failure Analysis Due to Charged Board Events by Measurements and Modeling of Discharging Currents Through IC Pins | - |
dc.type | Article | - |
dc.description.isOpenAccess | FALSE | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic; Physics, Applied | - |
dc.relation.journalResearchArea | Engineering; Physics | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | Charged-board event (CBE) | - |
dc.subject.keywordAuthor | electrostatic discharge (ESD) | - |
dc.subject.keywordAuthor | multilayered finite-difference method (MFDM) | - |
dc.subject.keywordAuthor | failure analysis | - |
dc.subject.keywordAuthor | ESD protection circuits | - |
dc.subject.keywordAuthor | Rogowski coil | - |
dc.subject.keywordPlus | LEVEL ESD | - |
dc.subject.keywordPlus | SIMULATION | - |
dc.subject.keywordPlus | PLANES | - |
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr
Copyright (c) 2023 by UNIST LIBRARY. All rights reserved.
ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.