File Download

There are no files associated with this item.

  • Find it @ UNIST can give you direct access to the published full text of this article. (UNISTARs only)
Related Researcher

장지원

Chang, Jiwon
Exploratory Device Research Lab.
Read More

Views & Downloads

Detailed Information

Cited time in webofscience Cited time in scopus
Metadata Downloads

Full metadata record

DC Field Value Language
dc.citation.endPage 1855 -
dc.citation.number 8 -
dc.citation.startPage 1846 -
dc.citation.title IEEE TRANSACTIONS ON ELECTRON DEVICES -
dc.citation.volume 57 -
dc.contributor.author Chang, Jiwon -
dc.contributor.author Kapoor, Ashok K. -
dc.contributor.author Register, Leonard F. -
dc.contributor.author Banerjee, Sanjay K. -
dc.date.accessioned 2023-12-22T07:06:15Z -
dc.date.available 2023-12-22T07:06:15Z -
dc.date.created 2017-02-08 -
dc.date.issued 2010-08 -
dc.description.abstract In this paper, we propose a compact model of the short-channel double-gate (DG) JFETs, which are devices intended for low-power logic applications. In order to make the current equation continuous through all operating conditions from the subthreshold to well above the threshold without nonphysical fitting parameters, mobile carriers in depletion regions are considered. For describing the short-channel behavior, relevant parameters extracted from the 2-D analytical solution of Poisson's equation are used to modify long-channel equations. The field-dependent mobility, velocity saturation, channel-length modulation, and drain-induced barrier lowering are considered in the short-channel analysis. Models for the DG JFET are verified through numerically simulated current-voltage characteristics. Based on the model of the DG JFETs, the advantages of the DG JFETs over single-gate MOSFETs-which may have similar fabrication requirements-with the subthreshold regime are addressed. -
dc.identifier.bibliographicCitation IEEE TRANSACTIONS ON ELECTRON DEVICES, v.57, no.8, pp.1846 - 1855 -
dc.identifier.doi 10.1109/TED.2010.2051193 -
dc.identifier.issn 0018-9383 -
dc.identifier.scopusid 2-s2.0-77955147958 -
dc.identifier.uri https://scholarworks.unist.ac.kr/handle/201301/21328 -
dc.identifier.url http://ieeexplore.ieee.org/document/5497123/ -
dc.identifier.wosid 000283382800015 -
dc.language 영어 -
dc.publisher IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC -
dc.title Analytical Model of Short-Channel Double-Gate JFETs -
dc.type Article -
dc.description.journalRegisteredClass scie -
dc.description.journalRegisteredClass scopus -

qrcode

Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.