Scholarworks@UNIST

UNIST Library

Browsing by Author : Seong, Taeho

All A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

가 나 다 라 마 바 사 아 자 차 카 타 파 하

Sort by: In order: Results/Page Etal:

Showing results 1 to 18 of 18

A -242-dB FOM and -71-dBc Reference Spur Ring-VCO-Based Ultra-Low Jitter Switched-Loop-Filter PLL Using Fast Phase-Error Correction Technique File

Seong, Taeho , Lee, Yongsun , Yoo, Seyeon , Choi, Jaehyouk

Conference Paper Issue Date2017-06-07 View4

A 0.1-1.5-GHz Wide Harmonic-Locking-Free Delay-Locked Loop Using an Exponential DAC File

Park, Suneui , Kim, Juyeop , Hwang, Chanwoong , Park, Hangi , Yoo, Seyeon , Seong, Taeho , Choi, Jaehyouk

Article Issue Date2019-08 View4

A 140fs rms -Jitter and -72dBc-Reference-Spur Ring-VCO-Based Injection-Locked Clock Multiplier Using a Background Triple-Point Frequency/Phase/Slope Calibrator File

Yoo, Seyeon , Choi, Seojin , Lee, Yongsun , Seong, Taeho , Lim, Younghyun , Choi, Jaehyouk

Conference Paper Issue Date2019-02-17 View3

A 320-fs RMS Jitter and-75-dBc Reference-Spur Ring-DCO-Based Digital PLL Using an Optimal-Threshold TDC File

Seong, Taeho , Lee, Yongsun , Yoo, Seyeon , Choi, Jaehyouk

Article Issue Date2019-09 View5

A 76fs rms Jitter and -40dBc Integrated-Phase-Noise 28-to-31GHz Frequency Synthesizer Based on Digital Sub-Sampling PLL Using Optimally Spaced Voltage Comparators and Background Loop-Gain Optimization File

Kim, Juyeop , Yoon, Heein , Lim, Younghyun , Lee, Yongsun , Cho, Yoonseo , Seong, Taeho , Choi, Jaehyouk

Conference Paper Issue Date2019-02-17 View10

A Low Phase Noise Injection-Locked Programmable Reference Clock Multiplier with a Two-Phase PVT-Calibrator for ΔΣ PLLs File

Lee, Yongsun , Kim, Mina , Seong, Taeho , Choi, Jaehyouk

Article Issue Date2015-03 View5

A Low-Jitter and Fractional-Resolution Injection-Locked Clock Multiplier Using a DLL-Based Real-time PVT-Calibrator with Replica-Delay Cells File

Kim, Mina , Choi, Seojin , Seong, Taeho , Choi, Jaehyouk

Article Issue Date2016-02 View3

A Low-Jitter and Low-Fractional-Spur Ring-DCO-Based Fractional-N Digital PLL Using a DTC's Second-/Third-Order Nonlinearity Cancellation and a Probability-Density-Shaping Delta sigma M File

Hwang, Chanwoong , Park, Hangi , Lee, Yongsun , Seong, Taeho , Choi, Jaehyouk

Article Issue Date2022-09 View7

A Low-Jitter and Low-Reference-Spur Ring-VCO- Based Injection-Locked Clock Multiplier Using a Triple-Point Background Calibrator File

Yoo, Seyeon , Choi, Seojin , Lee, Yongsun , Seong, Taeho , Lim, Younghyun , Choi, Jaehyouk

Article Issue Date2021-01 View3

A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop Filter PLL Using a Fast Phase-Error Correction Technique File

Lee, Yongsun , Seong, Taeho , Yoo, Seyeon , Choi, Jaehyouk

Article Issue Date2018-04 View4

A switched-loop-filter PLL with fast phase-error correction technique File

Lee, Yongsun , Seong, Taeho , Yoo, Seyeon , Choi, Jaehyouk

Conference Paper Issue Date2018-01-22 View4

A −242dB FOM and −75dBc-reference-spur ring-DCO-based all-digital PLL using a fast phase-error correction technique and a low-power optimal-threshold TDC File

Seong, Taeho , Lee, Yongsun , Yoo, Seyeon , Choi, Jaehyouk

Conference Paper Issue Date2018-02-14 View3

A −58dBc-Worst-Fractional-Spur and −234dB-FoMjitter, 5.5GHz Ring-DCO-Based Fractional-N DPLL Using a Time-Invariant-Probability Modulator, Generating a Nonlinearity-Robust DTC-Control Word File

Seong, Taeho , Lee, Yongsun , Hwang, Chanwoong , Lee, Jeonghyun , Park, Hangi , Lee, Kyuho Jason , Choi, Jaehyouk

Conference Paper Issue Date2020-02-18 View12

An Ultra-Low-Jitter, mmW-Band Frequency Synthesizer Based on Digital Subsampling PLL Using Optimally Spaced Voltage Comparators File

Kim, Juyeop , Lim, Younghyun , Yoon, Heein , Lee, Yongsun , Park, Hangi , Cho, Yoonseo , Seong, Taeho , Choi, Jaehyouk

Article Issue Date2019-12 View10

Analysis and Design of a Core-Size-Scalable Low Phase Noise LC-VCO for Multi-Standard Cellular Transceivers File

Seong, Taeho , Kim, Jae Joon , Choi, Jaehyouk

Article Issue Date2015-03 View3

Low-Jitter, Low-Fractional-Spur and Low-Reference-Spur Ring-Oscillator Based Digital Fractional-N PLL File

Seong, Taeho

Thesis Issue Date2022-02 View11

Self-sustaining water-motion sensor platform for continuous monitoring of frequency and amplitude dynamics File

Shin, Dongjoon , Seong, Taeho , Choi, Jaehyouk , Choi, Wonjoon

Article Issue Date2017-05 View4

Ultralow In-Band Phase Noise Injection-Locked Frequency Multiplier Design Based on Open-Loop Frequency Calibration File

Seong, Taeho , Lee, Yongsun , Choi, Jaehyouk

Article Issue Date2014-09 View5

STATISTICS: Total View :279,597; Total Download :12,199; Today View :635

RSS 1.0 RSS 2.0

UNIST | Library

Tel : 052-217-1404 / Email : scholarworks@unist.ac.kr

ScholarWorks@UNIST was established as an OAK Project for the National Library of Korea.